 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| CXP82500 CMOS 8-bit Single Chip Microcomputer Description The CXP82500 is a CMOS 8-bit single chip microcomputer of piggyback/evaluator combined type, which is developed for evaluating the function of the CXP82532/82540. Piggyback/ evaluator type 80 pin PQFP (Ceramic) Features * Wide-range instruction system (213 instructions) to cover various types of data -- 16-bit operation/multiplication and division/ Boolean bit operation instructions * Minimum instruction cycle 400ns at 10MHz operation * Applicable EPROM LCC type 27C512 (Maximum 40K bytes are available.) * Incorporated RAM capacity 1120 bytes (Including fluorescent display data area) * Peripheral functions -- A/D converter 8-bit, 8-channel, successive approximation method (Conversion time of 32s/10MHz) -- Serial interface Incorporated 8-bit, 8-stage FIFO (Auto transfer for 1 to 8 bytes), 1 channel 8-bit clock sync type, 1 channel -- Timer 8-bit timer 8-bit timer/counter 19-bit time base timer 16-bit capture timer/counter -- Fluorescent display panel controller/driver Maximum 336 segment display possible 1 to 16-digit dynamic display Dimmer function High voltage drive output (40V) On-chip pull-down resistor (Mask option) Hardware key scan function (Maximum 16 x 8 key matrix compatible) -- Remote control reception circuit 8-bit pulse measurement counter with on-chip 6-stage FIFO * Interruption 14 factors, 14 vectors, multi-interruption possible * Standby mode Sleep/stop * Package 80-pin ceramic QFP Note) Mask option depends on the type of the CXP82500. Refer to the Products List for details. Structure Silicon gate CMOS IC Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits. -1- E93863A78-PS CXP82500 Pin Assignment in Piggyback Mode PE1/EC1/INT1 PE0/EC0/INT0 PE2/IN2 PG3 PG2 PG1 PG0 NC VDD VFDP 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 PE3/INT3 PE4/RMC PE5 PE6 PE7/TO PB0/CINT PB1/CS0 PB2/SCK0 PB3/SI0 PB4/SO0 PB5/SCK1 PB6/SI1 PB7/SO1 PC0/KR0 PC1/KR1 PC2/KR2 PC3/KR3 PC4/KR4 PC5/KR5 PC6/KR6 PC7/KR7 PA0/AN0 PA1/AN1 PA2/AN2 1 2 3 4 64 63 62 61 T6 T7 T8/S28 T9/S27 T10/S26 T11/S25 T12/S24 T13/S23 T14/S22 T15/S21 S20 S19 S18 S17 S16 PF7/S15 PF6/S14 PF5/S13 PF4/S12 PF3/S11 PF2/S10 PF1/S9 PF0/S8 PD7/S7 A12 A15 6 7 8 9 10 11 12 13 14 15 16 17 18 A7 NC VDD A14 A13 5 T0 T1 T2 T3 T4 T5 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 4 A6 A5 A4 A3 A2 A1 A0 NC D0 5 6 7 8 9 10 11 12 13 3 2 1 32 31 30 29 28 27 26 25 24 23 22 21 A8 A9 A11 NC OE A10 CE D7 D6 14 15 16 17 18 19 20 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 GND NC D1 D2 D3 D4 D5 19 PA3/AN3 Note) NC (Pin 73) is always connected to VDD. PA4/AN4 PA5/AN5 PA6/AN6 PA7/AN7 -2- PD0/S0 PD1/S1 PD2/S2 PD3/S3 PD4/S4 PD5/S5 PD6/S6 EXTAL XTAL RST VSS CXP82500 Pin Assignment in Evaluator Mode PE1/EC1/INT1 PE0/EC0/INT0 PE2/IN2 PG3 PG2 PG1 PG0 NC VDD VFDP 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 PE3/INT3 PE4/RMC PE5 PE6 PE7/TO PB0/CINT PB1/CS0 PB2/SCK0 PB3/SI0 PB4/SO0 PB5/SCK1 PB6/SI1 PB7/SO1 PC0/KR0 PC1/KR1 PC2/KR2 PC3/KR3 PC4/KR4 PC5/KR5 PC6/KR6 PC7/KR7 PA0/AN0 PA1/AN1 PA2/AN2 1 2 3 4 64 63 62 61 T6 T7 T8/S28 T9/S27 T10/S26 T11/S25 T12/S24 T13/S23 T14/S22 T15/S21 S20 S19 S18 S17 S16 PF7/S15 PF6/S14 PF5/S13 PF4/S12 PF3/S11 PF2/S10 PF1/S9 PF0/S8 PD7/S7 A12 A15 6 7 8 9 10 A4/D4 11 12 A2/D2 13 A1/D1 14 15 16 17 18 A0/D0 NC RD A3/D3 7 8 9 10 11 12 13 A6/D6 A5/D5 5 6 NC VDD A14 A13 5 A7/D7 T0 T1 T2 T3 T4 T5 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 4 3 2 1 32 31 30 29 28 27 26 25 24 23 22 21 A8 A9 A11 NC HALT A10 E/P I/T MON 14 15 16 17 18 19 20 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 SYNC GND RST WR NC C2 C1 19 PA3/AN3 Note) NC (Pin 73) is always connected to VDD. PA4/AN4 PA5/AN5 PA6/AN6 PA7/AN7 -3- PD0/S0 PD1/S1 PD2/S2 PD3/S3 PD4/S4 PD5/S5 PD6/S6 EXTAL XTAL RST VSS CXP82500 EPROM Read Timing (Ta = -20 to +75C, Vcc = 4.5 to 5.5V, Vss = 0V reference) Item Address Data Input delay time Address Data Hold time Symbol Pins A0 to A15 D0 to D7 A0 to A15 D0 to D7 0 Min. Max. 120 Unit ns ns tACC tIH 0.8VDD A0 to A15 Address data 0.2VDD tACC tIH 0.8VDD Input data 0.2VDD D0 to D7 Products List Products Option item Mask CXP82532 Package ROM capacitance Pull-up resistance for reset pin Power-on reset circuit Pull-down resistance for high voltage drive pin CXP82540 Piggyback/evaluator CXP82500-U01Q 80-pin ceramic PQFP 40K bytes Existent Existent Only port for display 80-pin plastic QFP 32K bytes 40K bytes Existent/Non-existent Existent/Non-existent Existent/Non-existent -4- CXP82500 Piggyback mode/evaluator mode can be switched as shown below. Piggyback mode Piggyback/evaluator product Evaluator mode Pin 1 marking LCC type EPROM Pin 1 marking Pin 1 index Note) CPU Probe Note) Evaluation cap should be connected to CPU probe. Package Outline Unit: mm 80PIN PQFP (CERAMIC) PIN No. 1 INDEX INDEX 80 18.7 16.3 0.2 65 80 PIN No. 1 INDEX 65 1 64 64 1 0.8 0.05 4.5 1.27 0.13 22.3 0.25 18.12 0.2 12.02 14.22 24.7 6.0 0.3 1.0 0.7 24 41 41 24 1.3 0.3 25 9.48 11.66 15.58 0.2 40 40 0.6 25 PACKAGE STRUCTURE PACKAGE MATERIAL SONY CODE EIAJ CODE JEDEC CODE PQFP-80C-L01 AQFP080-C-0000-A LEAD TREATMENT LEAD MATERIAL PACKAGE WEIGHT CERAMIC GOLD PLATING 42 ALLOY 5.7g 3.57 0.36 + 0.05 0.15 - 0.02 9.59 MAX -5- 0.4 0.08 |
Price & Availability of CXP82500
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |